Browse Source

modify gatectrl

master
gudae 2 months ago
parent
commit
4ee2e168df
  1. BIN
      DefaultBuild/gatectrl.obj
  2. BIN
      DefaultBuild/multical.abs
  3. 2
      DefaultBuild/multical.map
  4. 54
      DefaultBuild/multical.mot
  5. 127
      gatectrl.c
  6. 104
      multical.temp.mtud

BIN
DefaultBuild/gatectrl.obj

Binary file not shown.

BIN
DefaultBuild/multical.abs

Binary file not shown.

2
DefaultBuild/multical.map

@ -1,4 +1,4 @@
Renesas Optimizing Linker (W3.07.00 ) 26-Feb-2026 15:07:50 Renesas Optimizing Linker (W3.07.00 ) 27-Feb-2026 11:29:14
*** Options *** *** Options ***

54
DefaultBuild/multical.mot

@ -716,33 +716,33 @@ S1132C8202D1DD056A0501EF035A05FE8803D1DD91
S1132C92066A0702EED5015A07FDEECF018800D17C S1132C92066A0702EED5015A07FDEECF018800D17C
S1132CA2DD056A0004EF035A00FB8802D1DD056AE0 S1132CA2DD056A0004EF035A00FB8802D1DD056AE0
S1132CB20502EF035A05FD8803D1DD066A0A10EE08 S1132CB20502EF035A05FD8803D1DD066A0A10EE08
S1132CC2AA015A0AEFEEA4018800D1DD056A0A08B6 S1132CC2AA015A0AEFEEA4018800D1DD056A0904BB
S1132CD2EF035A0AF78802D1DD056A0504EF035AA5 S1132CD2EF035A09FB8802D1DD056A0D01EF035A9D
S1132CE205FB8803D1DD066A0A20EE7F015A0ADF5A S1132CE20DFE8803D1DD066A0110EE7F015A01EF61
S1132CF2EE79018800D1DD056A0A04EF035A0AFB62 S1132CF2EE79018800D1DD056A0908EF035A09F764
S1132D028802D1DD056A0601EF035A06FE8803D163 S1132D028802D1DD056A0780EF035A077F8803D161
S1132D12DD066A0A40EE54015A0ABFEE4E018800EB S1132D12DD066A0108EE54015A01F7EE4E018800FD
S1132D22D1DD056A0A02EF035A0AFD8802D1DD05E4 S1132D22D1DD056A0910EF035A09EF8802D1DD05E6
S1132D326A0602EF035A06FD8803D1DD066A0A8099 S1132D326A0740EF035A07BF8803D1DD066A01011F
S1132D42EE29015A0A7FEE23018800D1DD056A0AC1 S1132D42EE29015A01FEEE23018800D1DD056A094C
S1132D5201EF035A0AFE8802D1DD056A0704EF0374 S1132D5220EF035A09DF8802D1DD056A0710EF0369
S1132D625A07FB8803D1DD066A0580EEFE005A0588 S1132D625A07EF8803D1DD066A0510EEFE005A0504
S1132D727FEEF8008800D1DD056A0980EF035A0965 S1132D72EFEEF8008800D1DD056A0940EF035A0935
S1132D827F8802D1DD056A0708EF035A07F7880333 S1132D82BF8802D1DD056A0720EF035A07DF8803F3
S1132D92D1DD066A0540EED3005A05BFEECD0088A8 S1132D92D1DD066A0520EED3005A05DFEECD0088A8
S1132DA200D1DD056A0940EF035A09BF8802D1DD6B S1132DA200D1DD056A0980EF035A097F8802D1DD6B
S1132DB2056A0720EF035A07DF8803D1DD066A0597 S1132DB2056A0708EF035A07F78803D1DD066A0597
S1132DC220EEA8005A05DFEEA2008800D1DD056AD4 S1132DC240EEA8005A05BFEEA2008800D1DD056AD4
S1132DD20920EF035A09DF8802D1DD056A0710EFE3 S1132DD20A01EF035A0AFE8802D1DD056A0704EFED
S1132DE2035A07EF8803D1DD056A0510EF7E5A0501 S1132DE2035A07FB8803D1DD056A0580EF7E5A0585
S1132DF2EFEF798800D1DD056A0910EF035A09EF74 S1132DF27FEF798800D1DD056A0A02EF035A0AFDE2
S1132E028802D1DD056A0740EF035A07BF8803D160 S1132E028802D1DD056A0602EF035A06FD8803D162
S1132E12DD056A0101EF555A01FEEF508800D1DD4C S1132E12DD056A0A80EF555A0A7FEF508800D1DD3A
S1132E22056A0908EF035A09F78802D1DD056A0722 S1132E22056A0A04EF035A0AFB8802D1DD056A0621
S1132E3280EF035A077F8803D1DD056A0108EF2C6E S1132E3201EF035A06FE8803D1DD056A0A40EF2C2E
S1132E425A01F7EF278800D1DD056A0904EF035A16 S1132E425A0ABFEF278800D1DD056A0A08EF035A40
S1132E5209FB8802D1DD056A0D01EF035A0DFE88D4 S1132E520AF78802D1DD056A0504EF035A05FB88E7
S1132E6203D1DD056A0110EF035A01EF1004D7C73D S1132E6203D1DD056A0A20EF035A0ADF1004D7C72B
S1132E725A047F6A0F80E1EF0C8800320001F0FEF1 S1132E725A047F6A0F80E1EF0C8800320001F0FEF1
S1132E827BFC8800819800318E441500DCEBC0D7AE S1132E827BFC8800819800318E441500DCEBC0D7AE
S1132E92C76A04806A0F80E1EF0C8800320001F0F7 S1132E92C76A04806A0F80E1EF0C8800320001F0F7

127
gatectrl.c

@ -1,5 +1,4 @@
#include "gatectrl.h" #include "gatectrl.h"
static uint8_t s_ch = 1; static uint8_t s_ch = 1;
#define PORT_BIT_SETCLR(PORT, MASK, ON) \ #define PORT_BIT_SETCLR(PORT, MASK, ON) \
@ -7,7 +6,6 @@ static uint8_t s_ch = 1;
if (ON) { (PORT) |= (uint8_t)(MASK); } \ if (ON) { (PORT) |= (uint8_t)(MASK); } \
else { (PORT) &= (uint8_t)~(MASK); } \ else { (PORT) &= (uint8_t)~(MASK); } \
} while (0) } while (0)
void Gate_SetByNum(uint8_t ch, uint8_t hash_on, uint8_t anaout_on, uint8_t check_on) void Gate_SetByNum(uint8_t ch, uint8_t hash_on, uint8_t anaout_on, uint8_t check_on)
{ {
switch (ch) switch (ch)
@ -57,7 +55,7 @@ void Gate_SetByNum(uint8_t ch, uint8_t hash_on, uint8_t anaout_on, uint8_t check
case 8: /* P12.6, P4.1, P7.0 */ case 8: /* P12.6, P4.1, P7.0 */
PORT_BIT_SETCLR(P12, 0x40, hash_on); // P12.6 PORT_BIT_SETCLR(P12, 0x40, hash_on); // P12.6
PORT_BIT_SETCLR(P4, 0x02, anaout_on); // P4.1 PORT_BIT_SETCLR(P4, 0x02, anaout_on); // P4.1
PORT_BIT_SETCLR(P4, 0x40, check_on); // P7.0 -> p4.6으로 변경 PORT_BIT_SETCLR(P4, 0x40, check_on); // P7.0 -> p4.6???? ????
break; break;
case 9: /* P12.7, P5.0, P7.1 */ case 9: /* P12.7, P5.0, P7.1 */
@ -72,65 +70,66 @@ void Gate_SetByNum(uint8_t ch, uint8_t hash_on, uint8_t anaout_on, uint8_t check
PORT_BIT_SETCLR(P10, 0x10, check_on); // P10.4 PORT_BIT_SETCLR(P10, 0x10, check_on); // P10.4
break; break;
case 11: /* P10.3, P5.2, P10.5 */ case 11: /* P9.2, P13.0, P1.4 */
PORT_BIT_SETCLR(P10, 0x08, hash_on); // P10.3 PORT_BIT_SETCLR(P9, 0x04, hash_on); // P9.2
PORT_BIT_SETCLR(P5, 0x04, anaout_on); // P5.2 PORT_BIT_SETCLR(P13, 0x01, anaout_on); // P13.0
PORT_BIT_SETCLR(P10, 0x20, check_on); // P10.5 PORT_BIT_SETCLR(P1, 0x10, check_on); // P1.4
break; break;
case 12: /* P10.2, P6.0, P10.6 */ case 12: /* P9.3, P7.7, P1.3 */
PORT_BIT_SETCLR(P10, 0x04, hash_on); // P10.2 PORT_BIT_SETCLR(P9, 0x08, hash_on); // P9.3
PORT_BIT_SETCLR(P6, 0x01, anaout_on); // P6.0 PORT_BIT_SETCLR(P7, 0x80, anaout_on); // P7.7
PORT_BIT_SETCLR(P10, 0x40, check_on); // P10.6 PORT_BIT_SETCLR(P1, 0x08, check_on); // P1.3
break; break;
case 13: /* P10.1, P6.1, P10.7 */ case 13: /* P9.4, P7.6, P1.0 */
PORT_BIT_SETCLR(P10, 0x02, hash_on); // P10.1 PORT_BIT_SETCLR(P9, 0x10, hash_on); // P9.4
PORT_BIT_SETCLR(P6, 0x02, anaout_on); // P6.1 PORT_BIT_SETCLR(P7, 0x40, anaout_on); // P7.6
PORT_BIT_SETCLR(P10, 0x80, check_on); // P10.7 PORT_BIT_SETCLR(P1, 0x01, check_on); // P1.0
break; break;
case 14: /* P10.0, P7.2, P5.7 */ case 14: /* P9.5, P7.4, P5.4 */
PORT_BIT_SETCLR(P10, 0x01, hash_on); // P10.0 PORT_BIT_SETCLR(P9, 0x20, hash_on); // P9.5
PORT_BIT_SETCLR(P7, 0x04, anaout_on); // P7.2 PORT_BIT_SETCLR(P7, 0x10, anaout_on); // P7.4
PORT_BIT_SETCLR(P5, 0x80, check_on); // P5.7 PORT_BIT_SETCLR(P5, 0x10, check_on); // P5.4
break; break;
case 15: /* P9.7, P7.3, P5.6 */ case 15: /* P9.6, P7.5, P5.5 */
PORT_BIT_SETCLR(P9, 0x80, hash_on); // P9.7 PORT_BIT_SETCLR(P9, 0x40, hash_on); // P9.6
PORT_BIT_SETCLR(P7, 0x08, anaout_on); // P7.3 PORT_BIT_SETCLR(P7, 0x20, anaout_on); // P7.5
PORT_BIT_SETCLR(P5, 0x40, check_on); // P5.6 PORT_BIT_SETCLR(P5, 0x20, check_on); // P5.5
break; break;
case 16: /* P9.6, P7.5, P5.5 */ case 16: /* P9.7, P7.3, P5.6 */
PORT_BIT_SETCLR(P9, 0x40, hash_on); // P9.6 PORT_BIT_SETCLR(P9, 0x80, hash_on); // P9.7
PORT_BIT_SETCLR(P7, 0x20, anaout_on); // P7.5 PORT_BIT_SETCLR(P7, 0x08, anaout_on); // P7.3
PORT_BIT_SETCLR(P5, 0x20, check_on); // P5.5 PORT_BIT_SETCLR(P5, 0x40, check_on); // P5.6
break; break;
case 17: /* P9.5, P7.4, P5.4 */ case 17: /* P10.0, P7.2, P5.7 */
PORT_BIT_SETCLR(P9, 0x20, hash_on); // P9.5 PORT_BIT_SETCLR(P10, 0x01, hash_on); // P10.0
PORT_BIT_SETCLR(P7, 0x10, anaout_on); // P7.4 PORT_BIT_SETCLR(P7, 0x04, anaout_on); // P7.2
PORT_BIT_SETCLR(P5, 0x10, check_on); // P5.4 PORT_BIT_SETCLR(P5, 0x80, check_on); // P5.7
break; break;
case 18: /* P10.1, P6.1, P10.7 */
PORT_BIT_SETCLR(P10, 0x02, hash_on); // P10.1
PORT_BIT_SETCLR(P6, 0x02, anaout_on); // P6.1
PORT_BIT_SETCLR(P10, 0x80, check_on); // P10.7
break;
case 19: /* P10.2, P6.0, P10.6 */
PORT_BIT_SETCLR(P10, 0x04, hash_on); // P10.2
PORT_BIT_SETCLR(P6, 0x01, anaout_on); // P6.0
PORT_BIT_SETCLR(P10, 0x40, check_on); // P10.6
break;
case 20: /* P10.3, P5.2, P10.5 */
PORT_BIT_SETCLR(P10, 0x08, hash_on); // P10.3
PORT_BIT_SETCLR(P5, 0x04, anaout_on); // P5.2
PORT_BIT_SETCLR(P10, 0x20, check_on); // P10.5
break;
case 18: /* P9.4, P7.6, P1.0 */
PORT_BIT_SETCLR(P9, 0x10, hash_on); // P9.4
PORT_BIT_SETCLR(P7, 0x40, anaout_on); // P7.6
PORT_BIT_SETCLR(P1, 0x01, check_on); // P1.0
break;
case 19: /* P9.3, P7.7, P1.3 */
PORT_BIT_SETCLR(P9, 0x08, hash_on); // P9.3
PORT_BIT_SETCLR(P7, 0x80, anaout_on); // P7.7
PORT_BIT_SETCLR(P1, 0x08, check_on); // P1.3
break;
case 20: /* P9.2, P13.0, P1.4 */
PORT_BIT_SETCLR(P9, 0x04, hash_on); // P9.2
PORT_BIT_SETCLR(P13, 0x01, anaout_on); // P13.0
PORT_BIT_SETCLR(P1, 0x10, check_on); // P1.4
break;
default: default:
break; break;
@ -141,7 +140,7 @@ void Cal_Init(void)
{ {
uint8_t i; uint8_t i;
// P4.7 = 0, P15.7 = 1 (다른 비트 보존!) // P4.7 = 0, P15.7 = 1 (??? ??? ????!)
PORT_BIT_SETCLR(P4, 0x80, 0); PORT_BIT_SETCLR(P4, 0x80, 0);
PORT_BIT_SETCLR(P15, 0x80, 1); PORT_BIT_SETCLR(P15, 0x80, 1);
@ -154,7 +153,7 @@ void Eol_Init(void)
{ {
uint8_t i; uint8_t i;
// P4.7 = 1, P15.7 = 0 (다른 비트 보존!) // P4.7 = 1, P15.7 = 0 (??? ??? ????!)
PORT_BIT_SETCLR(P4, 0x80, 1); PORT_BIT_SETCLR(P4, 0x80, 1);
PORT_BIT_SETCLR(P15, 0x80, 1); PORT_BIT_SETCLR(P15, 0x80, 1);
@ -168,5 +167,3 @@ void GateCtrl_SelectChannel(uint8_t ch)
if (ch < 1 || ch > 20) return; if (ch < 1 || ch > 20) return;
s_ch = ch; s_ch = ch;
} }

104
multical.temp.mtud

File diff suppressed because one or more lines are too long
Loading…
Cancel
Save